uhk/bootloader
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Files
e6c1fce5b4b359bd91b021c18281249cca692d70
bootloader/src/drivers/smc/smc.c
László Monda e6c1fce5b4 Add KBOOT.
2016-08-10 01:45:15 +02:00

625 lines
22 KiB
C
Raw Blame History

/*
* Copyright (c) 2013-14, Freescale Semiconductor, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
*
* o Redistributions of source code must retain the above copyright notice, this list
* of conditions and the following disclaimer.
*
* o Redistributions in binary form must reproduce the above copyright notice, this
* list of conditions and the following disclaimer in the documentation and/or
* other materials provided with the distribution.
*
* o Neither the name of Freescale Semiconductor, Inc. nor the names of its
* contributors may be used to endorse or promote products derived from this
* software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/*
* File: smc.c
* Purpose: Provides routines for entering low power modes.
*
* Notes: Since the wakeup mechanism for low power modes
* will be application specific, these routines
* do not include code to setup interrupts to exit
* from the low power modes. The desired means of
* low power mode exit should be configured before
* calling any of these functions.
*
* These routines do not include protection to
* prevent illegal state transitions in the mode
* controller, and all routines that write to the
* PMPROT register write a value to allow all
* possible low power modes (it is write once, so
* if only the currently requested mode is enabled
* a different mode couldn't be enabled later on).
*
*/
#include "bootloader_common.h"
#include "fsl_device_registers.h"
#include "smc.h"
/***************************************************************/
/*
* Configures the ARM system control register for WAIT(sleep)mode
* and then executes the WFI instruction to enter the mode.
*
* Parameters:
* none
*
*/
void sleep(void)
{
/* Clear the SLEEPDEEP bit to make sure we go into WAIT (sleep)
* mode instead of deep sleep.
*/
SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/***************************************************************/
/*
* Configures the ARM system control register for STOP
* (deepsleep) mode and then executes the WFI instruction
* to enter the mode.
*
* Parameters:
* none
*
*/
void deepsleep(void)
{
/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/********************************************************************/
/* WAIT mode entry routine. Puts the processor into wait mode.
* In this mode the core clock is disabled (no code executing), but
* bus clocks are enabled (peripheral modules are operational).
*
* Mode transitions:
* RUN -> WAIT
* VLPR -> VLPW
*
* This function can be used to enter normal wait mode or VLPW
* mode. If you are executing in normal run mode when calling this
* function, then you will enter normal wait mode. If you are in VLPR
* mode when calling this function, then you will enter VLPW mode instead.
*
* NOTE: Some modules include a programmable option to disable them in
* wait mode. If those modules are programmed to disable in wait mode,
* they will not be able to generate interrupts to wake up the core.
*
* WAIT mode is exited using any enabled interrupt or RESET, so no
* exit_wait routine is needed.
*
*
* Parameters:
* none
*/
void enter_wait(void)
{
/* Clear the SLEEPDEEP bit to make sure we go into WAIT (sleep) mode instead
* of deep sleep.
*/
SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/********************************************************************/
/* STOP mode entry routine. Puts the processor into normal stop mode.
* In this mode core, bus and peripheral clocks are disabled.
*
* Mode transitions:
* RUN -> STOP
*
* This function can be used to enter normal stop mode.
* If you are executing in normal run mode when calling this
* function and AVLP = 0, then you will enter normal stop mode.
* If AVLP = 1 with previous write to PMPROT
* then you will enter VLPS mode instead.
*
* STOP mode is exited using any enabled interrupt or RESET, so no
* exit_stop routine is needed.
*
* Parameters:
* Partial Stop Option:
* 0x00 = STOP - Normal Stop Mode
* 0x40 = PSTOP1 - Partial Stop with both system and bus clocks disabled
* 0x80 = PSTOP2 - Partial Stop with system clock disabled and bus clock enabled
* 0xC0 = Reserved
*/
void enter_stop(uint8_t partial_stop_opt)
{
/* The PMPROT register may have already been written by init code
If so then this next write is not done since
PMPROT is write once after RESET
this write-once bit allows the MCU to enter the
normal STOP mode.
If AVLP is already a 1, VLPS mode is entered instead of normal STOP*/
SMC->PMPROT = 0;
/* Set the STOPM field to 0b000 for normal STOP mode */
SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
SMC->PMCTRL |= SMC_PMCTRL_STOPM(0);
#if FSL_FEATURE_SMC_HAS_PSTOPO
SMC->STOPCTRL &= ~SMC_STOPCTRL_PSTOPO_MASK;
SMC->STOPCTRL |= partial_stop_opt;
#endif
/*wait for write to complete to SMC before stopping core */
(void)SMC->PMCTRL;
/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/****************************************************************/
/* VLPR mode entry routine.Puts the processor into very low power
* run mode. In this mode all clocks are enabled, but the core clock limited.
* The flash clock is limited to 1MHz or less.
*
* Mode transitions:
* RUN -> VLPR
*
* exit_vlpr() function can be used
* to switch from VLPR back to RUN.
*
* while in VLPR,VLPW or VLPS the exit to VLPR is not possible
*
*
* Parameters:
* Return value : PMSTAT value or error code
* PMSTAT = return_value = PMSTAT
* 000_0001 Current power mode is RUN
* 000_0100 Current power mode is VLPR
* ERROR Code = 0x14 - already in VLPR mode
* = 0x24 - REGONS never clear indicating stop regulation
*/
// int enter_vlpr(void)
//{
// int i;
// unsigned int return_value;
// if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK)== 4)
// {
// return_value = 0x14;
// }
// /* The PMPROT register may have already been written by init code
// If so then this next write is not done.
// PMPROT is write once after RESET
// this write-once bit allows the MCU to enter the
// very low power modes: VLPR, VLPW, and VLPS */
// SMC->PMPROT = SMC_PMPROT_AVLP_MASK;
//
// /* Set the (for MC1)LPLLSM or (for MC2)STOPM field
// to 0b010 for VLPS mode -
// and RUNM bits to 0b010 for VLPR mode */
// SMC->PMCTRL &= ~SMC_PMCTRL_RUNM_MASK;
// SMC->PMCTRL |= SMC_PMCTRL_RUNM(0x2);
// /* Wait for VLPS regulator mode to be confirmed */
// for (i = 0 ; i < 10000 ; i++)
// { /* check that the value of REGONS bit is not 0
// once it is a zero we can stop checking */
// if ((PMC->REGSC & PMC_REGSC_REGONS_MASK) ==0x04)
// {
// /* 0 Regulator is in stop regulation or in transition
// to/from it
// 1 MCU is in Run regulation mode */
// }
// else
// {
// break;
// }
// }
// if ((PMC->REGSC & PMC_REGSC_REGONS_MASK) ==0x04)
// {
// return_value = 0x24;
// }
// /* SMC->PMSTAT register only exist in Mode Controller 2 MCU versions */
// if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) == 4)
// {
// return_value = SMC->PMSTAT;
// }
// return (return_value);
//}
/********************************************************************/
/* VLPR mode exit routine. Puts the processor into normal run mode
* from VLPR mode. You can transition from VLPR to normal run using
* this function.
*
* Mode transitions:
* VLPR -> RUN
*
* Parameters:
* none
*/
/********************************************************************/
void exit_vlpr(void)
{
int32_t i;
/* check to make sure in VLPR before exiting */
if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) == 4)
{
/* Clear RUNM */
SMC->PMCTRL &= ~SMC_PMCTRL_RUNM_MASK;
/* Wait for normal RUN regulation mode to be confirmed */
// 1 PMSTAT MCU is in RUN mode
// 4 PMSTAT MCU is in VLPR mode
for (i = 0; i < 0xff; i++)
{
if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) == 1)
{
#ifdef PMC_REGSC_REGONS_MASK
if (PMC->REGSC & PMC_REGSC_REGONS_MASK)
#elif defined(PMC_REGSC_REGFPM_MASK)
if (PMC->REGSC & PMC_REGSC_REGFPM_MASK)
#endif // PMC_REGSC_REGONS_MASK
{
break;
}
}
}
} // if in VLPR mode
// else if not in VLPR ignore call
}
/***************************************************************/
/* VLPS mode entry routine. Puts the processor into VLPS mode
* directly from run or VLPR modes.
*
* Mode transitions:
* RUN -> VLPS
* VLPR -> VLPS
*
* Note, when VLPS is entered directly from RUN or VLPR mode,
* exit to VLPR is disabled by hardware and the system will
* always exit back to RUN.
*
* Parameters:
* none
*/
/****************************************************************/
void enter_vlps(void)
{
/* The PMPROT register may have already been written by init code
If so then this next write is not done since
PMPROT is write once after RESET
allows the MCU to enter the VLPR, VLPW, and VLPS modes.
If AVLP is already writen to 0
Stop is entered instead of VLPS*/
SMC->PMPROT = SMC_PMPROT_AVLP_MASK;
/* Set the STOPM field to 0b010 for VLPS mode */
SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
SMC->PMCTRL |= SMC_PMCTRL_STOPM(0x2);
/*wait for write to complete to SMC before stopping core */
(void)SMC->PMCTRL;
/* Now execute the stop instruction to go into VLPS */
/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/****************************************************************/
/* LLS mode entry routine. Puts the processor into LLS mode from
* normal run mode or VLPR.
*
* Mode transitions:
* RUN -> LLS
* VLPR -> LLS
*
* NOTE: LLS mode will always exit to RUN mode even if you were
* in VLPR mode before entering LLS.
*
* Wakeup from LLS mode is controlled by the LLWU module. Most
* modules cannot issue a wakeup interrupt in LLS mode, so make
* sure to setup the desired wakeup sources in the LLWU before
* calling this function.
*
* Parameters:
* none
*/
/********************************************************************/
#if !defined(CPU_PKE18F512VLH15)
void enter_lls(void)
{
/* Write to PMPROT to allow LLS power modes this write-once
bit allows the MCU to enter the LLS low power mode*/
SMC->PMPROT = SMC_PMPROT_AVLLS_MASK;
/* Set the STOPM field to 0b011 for LLS mode */
SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
SMC->PMCTRL |= SMC_PMCTRL_STOPM(0x3);
/*wait for write to complete to SMC before stopping core */
(void)SMC->PMCTRL;
/* Now execute the stop instruction to go into LLS */
/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/***************************************************************/
/* VLLS3 mode entry routine. Puts the processor into
* VLLS3 mode from normal run mode or VLPR.
*
* Mode transitions:
* RUN -> VLLS3
* VLPR -> VLLS3
*
* NOTE: VLLSx modes will always exit to RUN mode even if you were
* in VLPR mode before entering VLLSx.
*
* Wakeup from VLLSx mode is controlled by the LLWU module. Most
* modules cannot issue a wakeup interrupt in VLLSx mode, so make
* sure to setup the desired wakeup sources in the LLWU before
* calling this function.
*
* Parameters:
* none
*/
/********************************************************************/
void enter_vlls3(void)
{
/* Write to PMPROT to allow VLLS3 power modes */
SMC->PMPROT = SMC_PMPROT_AVLLS_MASK;
/* Set the STOPM field to 0b100 for VLLS3 mode */
SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
SMC->PMCTRL |= SMC_PMCTRL_STOPM(0x4);
#if FSL_FEATURE_SMC_USE_VLLSCTRL_REG
/* set VLLSM = 0b11 */
SMC->VLLSCTRL = SMC_VLLSCTRL_VLLSM(3);
/*wait for write to complete to SMC before stopping core */
(void)SMC->VLLSCTRL;
#elif FSL_FEATURE_SMC_USE_STOPCTRL_VLLSM
/* set VLLSM = 0b11 */
SMC->STOPCTRL = SMC_STOPCTRL_VLLSM(3);
/*wait for write to complete to SMC before stopping core */
(void)SMC->STOPCTRL;
#else
/* set LLSM = 0b11 */
SMC->STOPCTRL = SMC_STOPCTRL_LLSM(3);
/*wait for write to complete to SMC before stopping core */
(void)SMC->STOPCTRL;
#endif
/* Now execute the stop instruction to go into VLLS3 */
/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/***************************************************************/
/* VLLS2 mode entry routine. Puts the processor into
* VLLS2 mode from normal run mode or VLPR.
*
* Mode transitions:
* RUN -> VLLS2
* VLPR -> VLLS2
*
* NOTE: VLLSx modes will always exit to RUN mode even
* if you werein VLPR mode before entering VLLSx.
*
* Wakeup from VLLSx mode is controlled by the LLWU module. Most
* modules cannot issue a wakeup interrupt in VLLSx mode, so make
* sure to setup the desired wakeup sources in the LLWU before
* calling this function.
*
* Parameters:
* none
*/
/********************************************************************/
void enter_vlls2(void)
{
/* Write to PMPROT to allow VLLS2 power modes */
SMC->PMPROT = SMC_PMPROT_AVLLS_MASK;
/* Set the STOPM field to 0b100 for VLLS2 mode */
SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
SMC->PMCTRL |= SMC_PMCTRL_STOPM(0x4);
#if FSL_FEATURE_SMC_USE_VLLSCTRL_REG
/* set VLLSM = 0b10 */
SMC->VLLSCTRL = SMC_VLLSCTRL_VLLSM(2);
/*wait for write to complete to SMC before stopping core */
(void)SMC->VLLSCTRL;
#elif FSL_FEATURE_SMC_USE_STOPCTRL_VLLSM
/* set VLLSM = 0b10 */
SMC->STOPCTRL = SMC_STOPCTRL_VLLSM(2);
/*wait for write to complete to SMC before stopping core */
(void)SMC->STOPCTRL;
#else
/* set LLSM = 0b10 */
SMC->STOPCTRL = SMC_STOPCTRL_LLSM(2);
/*wait for write to complete to SMC before stopping core */
(void)SMC->STOPCTRL;
#endif
/* Now execute the stop instruction to go into VLLS2 */
/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
/***************************************************************/
/* VLLS1 mode entry routine. Puts the processor into
* VLLS1 mode from normal run mode or VLPR.
*
* Mode transitions:
* RUN -> VLLS1
* VLPR -> VLLS1
*
* NOTE: VLLSx modes will always exit to RUN mode even if you were
* in VLPR mode before entering VLLSx.
*
* Wakeup from VLLSx mode is controlled by the LLWU module. Most
* modules cannot issue a wakeup interrupt in VLLSx mode, so make
* sure to setup the desired wakeup sources in the LLWU before
* calling this function.
*
* Parameters:
* none
*/
/********************************************************************/
void enter_vlls1(void)
{
SMC->PMPROT = SMC_PMPROT_AVLLS_MASK;
/* Write to PMPROT to allow all possible power modes */
/* Set the STOPM field to 0b100 for VLLS1 mode */
SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
SMC->PMCTRL |= SMC_PMCTRL_STOPM(0x4);
#if FSL_FEATURE_SMC_USE_VLLSCTRL_REG
/* set VLLSM = 0b01 */
SMC->VLLSCTRL = SMC_VLLSCTRL_VLLSM(1);
/*wait for write to complete to SMC before stopping core */
(void)SMC->VLLSCTRL;
#elif FSL_FEATURE_SMC_USE_STOPCTRL_VLLSM
/* set VLLSM = 0b01 */
SMC->STOPCTRL = SMC_STOPCTRL_VLLSM(1);
/*wait for write to complete to SMC before stopping core */
(void)SMC->STOPCTRL;
#else
/* set LLSM = 0b01 */
SMC->STOPCTRL = SMC_STOPCTRL_LLSM(1);
/*wait for write to complete to SMC before stopping core */
(void)SMC->STOPCTRL;
#endif
/* Now execute the stop instruction to go into VLLS1 */
/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
__WFI();
}
#endif
/********************************************************************/
/* VLLS0 mode entry routine. Puts the processor into VLLS0 mode from
* normal run mode or VLPR.
*
* Mode transitions:
* RUN -> VLLS0
* VLPR -> VLLS0
*
* NOTE: VLLSx modes will always exit to RUN mode even if you were
* in VLPR mode before entering VLLSx.
*
* Wakeup from VLLSx mode is controlled by the LLWU module. Most
* modules cannot issue a wakeup interrupt in VLLSx mode, so make
* sure to setup the desired wakeup sources in the LLWU before
* calling this function.
*
* Parameters:
* PORPO_value - 0 POR detect circuit is enabled in VLLS0
* 1 POR detect circuit is disabled in VLLS0
*/
/***************************************************************/
// void enter_vlls0(unsigned char PORPO_value )
//{
// volatile unsigned int dummyread;
// int i;
// /* Write to PMPROT to allow all possible power modes */
// SMC->PMPROT = SMC_PMPROT_AVLLS_MASK;
// if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK)== 4)
// {
// SMC->PMCTRL &= ~SMC_PMCTRL_RUNM_MASK; // go back to RUN mode temporarily
// for (i=0;i<0xff;i++)
// {
// if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK)== 1)
// {
// break;
// }
// }
// }
// /* Set the STOPM field to 0b100 for VLLS0 mode */
// SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
// SMC->PMCTRL |= SMC_PMCTRL_STOPM(0x4);
// /* set VLLSM = 0b00 */
// SMC->STOPCTRL &= ~SMC_STOPCTRL_VLLSM_MASK;
// SMC->STOPCTRL &= ~SMC_STOPCTRL_PORPO_MASK;
// SMC->STOPCTRL |= (PORPO_value <<SMC_STOPCTRL_PORPO_SHIFT)
// | SMC_STOPCTRL_VLLSM(0);
// /*wait for write to complete to SMC before stopping core */
// dummyread = SMC->STOPCTRL;
// /* Now execute the stop instruction to go into VLLS0 */
//
// /* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
// SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
// __WFI();
//}
/***************************************************************/
/* VLLS0 mode entry routine. Puts the processor into VLLS0 mode from
* normal run mode or VLPR with the POR circuit disabled
*
* Mode transitions:
* RUN -> VLLS0
* VLPR -> VLLS0
*
* NOTE: VLLSx modes will always exit to RUN mode even if you were
* in VLPR mode before entering VLLSx.
*
* Wakeup from VLLSx mode is controlled by the LLWU module. Most
* modules cannot issue a wakeup interrupt in VLLSx mode, so make
* sure to setup the desired wakeup sources in the LLWU before
* calling this function.
*
* Parameters:
* PORPO = 1- POR detect circuit is disabled in VLLS0
*/
/***************************************************************/
// void enter_vlls0_nopor(void)
//{
// volatile unsigned int dummyread;
// int i;
// /* Write to PMPROT to allow all possible power modes */
// SMC->PMPROT = SMC_PMPROT_AVLLS_MASK;
// if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK)== 4)
// {
// SMC->PMCTRL &= ~SMC_PMCTRL_RUNM_MASK; // go back to RUN mode temporarily
// for (i=0;i<0xff;i++)
// {
// if ((SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK)== 1)
// {
// break;
// }
// }
// }
// /* Set the STOPM field to 0b100 for VLLS0 mode */
// SMC->PMCTRL &= ~SMC_PMCTRL_STOPM_MASK;
// SMC->PMCTRL |= SMC_PMCTRL_STOPM(0x4);
// /* set VLLSM = 00 * and PORPO = 1 */
// SMC->STOPCTRL &= ~SMC_STOPCTRL_VLLSM_MASK;
// SMC->STOPCTRL = SMC_STOPCTRL_VLLSM(0) | SMC_STOPCTRL_PORPO_MASK;
// /*wait for write to complete to SMC before stopping core */
// dummyread = SMC->STOPCTRL;
// /* Now execute the stop instruction to go into VLLS0 */
//
// /* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
// SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
// __WFI();
//}
/********************************************************************/
/********************End of Functions *******************************/
/********************************************************************/
Reference in New Issue View Git Blame Copy Permalink