Kinetis Bootloader  2.0.0
Common bootloader for Kinetis devices
MKV46F16/src/bus_pal_hardware.h
1 /*
2  * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without modification,
6  * are permitted provided that the following conditions are met:
7  *
8  * o Redistributions of source code must retain the above copyright notice, this list
9  * of conditions and the following disclaimer.
10  *
11  * o Redistributions in binary form must reproduce the above copyright notice, this
12  * list of conditions and the following disclaimer in the documentation and/or
13  * other materials provided with the distribution.
14  *
15  * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
16  * contributors may be used to endorse or promote products derived from this
17  * software without specific prior written permission.
18  *
19  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
20  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
21  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
22  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
23  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
24  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
25  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
26  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
28  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29  */
30 #if !defined(__BUS_PAL_HARDWARE_H__)
31 #define __BUS_PAL_HARDWARE_H__
32 
33 #include "dspi/fsl_dspi.h"
34 #include "i2c/fsl_i2c.h"
35 
39 typedef struct _i2c_user_config
40 {
41  uint8_t slaveAddress;
42  uint16_t baudRate_kbps;
44 
48 typedef struct _dspi_user_config
49 {
50  dspi_clock_polarity_t polarity;
51  dspi_clock_phase_t phase;
52  dspi_shift_direction_t direction;
53  uint32_t baudRate_Bps;
54  uint32_t clock_Hz;
56 
60 void init_hardware(void);
61 
63 void write_bytes_to_host(uint8_t *src, uint32_t length);
64 
66 void host_start_command_rx(uint8_t *dest, uint32_t length);
67 
69 void host_stop_command_rx(void);
70 
72 uint32_t get_bytes_received_from_host(void);
73 
75 void configure_spi_speed(uint32_t speedkhz);
76 
78 void configure_spi_settings(dspi_clock_polarity_t polarity, dspi_clock_phase_t phase, dspi_shift_direction_t direction);
79 
81 void configure_i2c_address(uint8_t address);
82 
84 void configure_i2c_speed(uint32_t speedkhz);
85 
87 void send_spi_data(uint8_t *src, uint32_t writeLength);
88 
90 void receive_spi_data(uint8_t *dest, uint32_t readLength);
91 
93 void configure_can_speed(uint32_t speed);
94 
96 void configure_can_txid(uint32_t txid);
97 
99 void configure_can_rxid(uint32_t rxid);
100 
102 void send_can_data(uint8_t *src, uint32_t writeLength);
103 
105 void receive_can_data(uint8_t data, uint32_t instance);
106 
108 void read_can_data(uint8_t *dest, uint32_t readLength);
109 
111 void reset_can_buffer(void);
112 
114 status_t send_i2c_data(uint8_t *src, uint32_t writeLength);
115 
117 status_t receive_i2c_data(uint8_t *dest, uint32_t readLength);
118 
120 void configure_gpio(uint8_t port, uint8_t pinNum, uint8_t muxVal);
121 
123 void set_gpio(uint8_t port, uint8_t pinNum, uint8_t level);
124 
126 void set_fpga_clock(uint32_t clock);
127 
128 #endif // __BUS_PAL_HARDWARE_H__
129 // EOF
dspi_clock_phase_t
DSPI clock phase configuration for a given CTAR.
Definition: fsl_dspi.h:153
user config from host for spi
Definition: MK65F18/src/bus_pal_hardware.h:49
void init_hardware(void)
hardware initialization
Definition: hardware_init_MK80F25615.c:49
user config from host for i2c
Definition: MK65F18/src/bus_pal_hardware.h:40
dspi_shift_direction_t
DSPI data shifter direction options for a given CTAR.
Definition: fsl_dspi.h:162
dspi_clock_polarity_t
DSPI clock polarity configuration for a given CTAR.
Definition: fsl_dspi.h:146
int32_t status_t
Type used for all status and error return values.
Definition: fsl_common.h:121